

7-12-00

A

JC877 U.S. PTO  
07/11/00

**WILLIAMS, MORGAN & AMERSON, P.C.**

7676 HILLMONT, SUITE 250, HOUSTON, TX 77040  
(713) 934-7000 FAX (713) 934-7011

JC781 U.S. PTO  
09/613392  
07/11/00

Danny L. Williams  
Terry D. Morgan  
J. Mike Amerson  
Kenneth D. Goodman  
Barbara S. Kitchell, Ph.D.  
Jeffrey A. Pyle  
Ruben S. Bains  
Jaison C. John  
Randall C. Furlong, Ph.D.

Scott F. Diring\*  
George J. Oehling\*  
Shelley P.M. Fussey, Ph.D.\*  
Mark D. Moore, Ph.D.\*  
Carolanne M. King\*  
Louis H. Iselin, Ph.D.\*  
Raymund F. Eich, Ph.D.\*

\*Patent Agent

LOUIS H. ISELIN, Ph.D.  
(713) 934-4089  
liselin@wmalaw.com

File: 2000.050800

July 11, 2000

**BOX PATENT APPLICATION**  
Assistant Commissioner for Patents  
Washington, D.C. 20231

EXPRESS MAIL RECEIPT	
NUMBER:	EL 522 492 416 US
DATE OF DEPOSIT:	July 11, 2000
I hereby certify that this paper or fee is being deposited with the United States Postal Service "EXPRESS MAIL POST OFFICE TO ADDRESSEE" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to: BOX PATENT APPLICATION, Assistant Commissioner for Patents, Washington, DC 20231.	
<i>Kerry Hanks</i>	
	Signature

RE: *U.S. Patent Application Entitled:*  
*SYSTEM AND METHOD FOR DELAYING POWER SUPPLY POWER-UP*  
*Inventor: Joe Ricks*  
*Client Ref.: TT3992; Our Ref.: 2000.050800*

Sir:

Transmitted herewith for filing are:

- (1) 21-page patent specification with 19 claims and an abstract (also Figures 1-9 on 8 sheets);
- (2) Declaration;
- (3) Power of Attorney; and
- (4) Assignment and Assignment Cover Sheet

All correspondence, notices, official letters and other communications should be directed to Louis H. Iselin, Ph.D., Williams, Morgan & Amerson, P.C., 7676 Hillmont, Suite 250, Houston, TX 77040, and all telephone calls should be directed to Louis H. Iselin, Ph.D. at (713) 934-4089.

09613392-071100

WILLIAMS, MORGAN & AMERSON, P.C.

Assistant Commissioner for Patents

April 13, 2000

Page 2

The Assistant Commissioner is authorized to deduct the amount of the total filing fee (listed below) from Advanced Micro Devices, Inc. Deposit Account No. 01-0365/TT3992.


### FILING FEE CALCULATION

FOR		Small Entity	Large Entity
Total Claims	19 - 20 = 0	x \$9 = \$	or x \$18 = \$ 0.00
Independent Claims	6 - 3 = 3	x \$39 = \$	or x \$78 = \$ 234.00
Multiple Dependent Claim(s)		+ \$130 = \$	or + \$260 = \$ 0.00
Basic Fee:		+ \$345 = \$	or + \$690 = \$ 690.00
Assignment Recording Fee:	(\$40 per assignee)	+ = \$	+ = \$ 40.00
<b>TOTAL FILING FEES</b>		<b>\$ 0.00</b>	<b>\$ 964.00</b>

Pursuant to 37 C.F.R. § 1.10, applicant requests the Patent and Trademark Office to accept this application and accord a serial number and filing date as of the date this application is deposited with the U.S. Postal Service for Express Mail.

Please date stamp and return the enclosed postcards to evidence receipt of these materials.

Respectfully submitted,



Louis H. Iselin, Ph.D.

Reg. No. 42,684

WILLIAMS, MORGAN & AMERSON, P.C.

7676 Hillmont, Suite 250

Houston, TX 77040

(713) 934-4089

AGENT FOR APPLICANT

LHI/kd

Enclosures

cc: Ms. Samantha Cardona (w/ encl.)

Ms. Mary Paul (w/o encl.) [firm]

Ms. Wendy Vincent (w/o encl.) [firm, docketing]

Application for United States Letters Patent

for

**SYSTEM AND METHOD FOR DELAYING  
POWER SUPPLY POWER-UP**

by

**Joe A. Ricks**

EXPRESS MAIL MAILING LABEL

NUMBER EL 522 492 416 US

DATE OF DEPOSIT July 11, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service "EXPRESS MAIL POST OFFICE TO ADDRESSEE" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to: Assistant Commissioner for Patents, Washington D.C. 20231.

\_\_\_\_\_  
Signature

00T/0" 255ET 960

# SYSTEM AND METHOD FOR DELAYING POWER SUPPLY POWER-UP

## BACKGROUND OF THE INVENTION

### 5 1. FIELD OF THE INVENTION

This invention relates generally to computing systems, and, more particularly, to a system and method for delaying power-up of a power supply.

### 10 2. DESCRIPTION OF THE RELATED ART

Turning now to Fig. 1A, a computer system 100A is powered by a 110V, 60 Hz alternating current (AC) delivered through an electrical outlet 115 via a power plug 110 and a power cord 105. The computer system 100A may be a typical desktop computer configured to run one of the x86 operating systems. A computer system 100B of Fig. 1B is powered from a battery 120, typically 12V direct current (DC). The computer system 100B may also accept a power cord 105, similar to the computer system 100A, to supply electrical power, when there is an electrical outlet 115 available.

Turning now to Fig. 2, a portion of the internal components of the computer system 100A is shown. Electrical power is provided through the power cord 105 to a power supply 210 to provide electrical power to the computer system 100A. The power supply 210 converts the provided AC electrical power to the DC voltages and amperages necessary for powering the computer system 100. Electrical and control signals are provided from the power supply 210 to power planes (not shown) in a motherboard 205 (also called a main board or back plane) through a plurality of wires 215 connected to a plurality of pins (e.g.

Fig. 3) in an electrical connector 220A, which mates with a corresponding electrical connector 220B on the surface of the motherboard 205. Illustrative components on the motherboard 205 include one or more integrated circuits 230 and one or more cards 240, which may mate to the motherboard 205 through a connector 245. Examples of integrated  
5 circuits 230 include processors, cache memory chips, chip sets (e.g. north bridges and south bridges), controller chips, etc. Examples of cards 240 include those that conform to the Industry Standard Architecture (ISA), Extended Industry Standard Architecture (EISA), Peripheral Component Interconnect (PCI), etc. bus definitions. Main memory, in the form of random access memory (DRAM, SDRAM, RDRAM, etc.), may also be connected to the  
10 motherboard 205 through the cards 240.

Fig. 3 shows the various signals carried in one embodiment of the power connector 220A, a 20-pin ATX power connector. Pins 1, 2, and 11 are 3.3V. Pins 4, 6, 19, and 20 are +5V, while pin 18 is -5V. Pin 9 is 5VSB (stand-by), a +5 V power signal that is always on  
15 when the power supply is energized, even while the other power lines (pins 1, 2, 4, 6, 10-12, and 18-20) are off. Pin 10 is +12V, while pin 12 is -12V. Pins 3, 5, 7, 13, 15, 16, and 17 are ground (also referred to as common). Two signal pins provide signaling. Pin 8 is for a power-OK signal. Pin 14 is a power supply-on (PS-ON#) pin that signals the power supply  
20 to provide power when the PS-ON# pin is made active low.

Turning now to Fig. 4, an exemplary computer system layout 400, is shown. The computer system 400 includes a processor 402, a north bridge 404, main memory 406, Advanced Graphics Port (AGP) memory 408, a PCI bus 410, a south bridge 412, a back-up battery 413, an AT Attachment (ATA) interface 414 (more commonly known as an  
25 Integrated Drive Electronics (IDE) interface), a universal serial bus (USB) interface 416, a

Low Pin Count (LPC) bus 418, an input/output controller chip (SuperI/O™) 420A, and BIOS memory 422. It is noted that the north bridge 404 and the south bridge 412 may include only a single chip or a plurality of chips, leading to the collective term “chipset.” It is also noted that other buses, devices, and/or subsystems may be included in the computer system 400 as  
5 desired, e.g. caches, modems, parallel or serial interfaces, SCSI interfaces, network interface cards, etc. [“SuperI/O” is a trademark of National Semiconductor Corporation of Santa Clara, Calif.]

The south bridge 412, as shown, includes a power control module 415. The power  
10 control module 415 is configured to provide electrical and battery power control and regulation functions for the computer system 400. The power control module 415 may operate according to the Advanced Configuration and Power Interface Specification (ACPI Specification). Revision 1.0b of February 2, 1999 of the ACPI Specification is hereby incorporated by reference in its entirety. An alternative embodiment of the Super I/O™ chip  
15 420B may include the power control module 415, instead of the south bridge 412. The power control module 415 may also be divided between the south bridge 412 and the Super I/O™ chip 420B, as desired.

The processor 402 is coupled to the north bridge 404. The north bridge 404 provides  
20 an interface between the processor 402, the main memory 406, the AGP memory 408, and the PCI bus 410. The south bridge 412 provides an interface between the PCI bus 410 and the peripherals, devices, and subsystems coupled to the IDE interface 414, the USB interface 416, and the LPC bus 418. The Super I/O™ chip 420A is coupled to the LPC bus 418.

25 The north bridge 404 provides communications access between and/or among the

processor 402, the main memory 406, the AGP memory 408, devices coupled to the PCI bus 410, and devices and subsystems coupled to the south bridge 412. Typically, removable peripheral devices (e.g. cards) are inserted into PCI “slots” (not shown) that connect to the PCI bus 410 to couple to the computer system 400. Alternatively, devices located on a  
5 motherboard may be directly connected to the PCI bus 410.

The south bridge 412 provides an interface between the PCI bus 410 and various devices and subsystems, such as a modem, a printer, keyboard, mouse, etc., which are generally coupled to the computer system 400 through the LPC bus 418 (or its predecessors,  
10 such as an X-bus or the ISA bus). The south bridge 412 includes the logic used to interface the devices to the rest of computer system 400 through the IDE interface 414, the USB interface 416, and the LPC bus 418.

Devices that couple to the USB or ATA interfaces may also be powered through the  
15 power planes of the motherboard 205. Secondary power supply connectors (not shown) often connect directly to hard drives or CD ROM drives that transmit data through the ATA interface. USB devices may be powered through the USB interface or through an external power supply.

20 During testing of computer systems, such as the computer system 100A, it is common to unplug the power connector 220A from the power connector 220B on the motherboard 205 before swapping out integrated circuits 230 or cards 240. Unplugging the power connector 220A removes electrical power from the computer system 100A and allows for removal and insertion of components that use electrical power from the computer system 100A with less  
25 likelihood that they will be damaged by stray voltages, or inadvertent or intermittent

electrical connections. It is noted that semiconductor devices, such as integrated circuits 230, are prone to electrical damage (e.g. punch-through or lockup) from stray electrical signals, even from static electricity.

5           Turning to Fig. 5A, the proper orientation of the power connector 220A to the power connector 220B during insertion is shown. The plurality of wires 215 is shown connected to the power connector 220A. The connector 220B is shown below the power connector 220A, ready to accept and mate with power connector 220A. Note that the plane of incidence 510A of the power connector 220A is parallel to the plane of incidence 510B of the power  
10 connector 220B. Upon contact, where the plane of incidence 510A coincides with the plane of incidence 510B, the angle of incidence is substantially zero degrees. When the power connector 220A is inserted into the power connector 220B as shown here in Fig. 5A, the 5V standby pin energizes. Upon receiving a feedback load signal, the remaining power planes energize in the proper order, first 3.3V, 12V, and then 5V.

15           In Fig. 5B, a more typical orientation of the power connector 220A relative to the power connector 220B during insertion is shown. Note that the angle of incidence between the plane of incidence 510A of the power connector 220A and the plane of incidence 510B of the power connector 220B is now greater than zero. When the power connector 220A is  
20 inserted into the power connector 220B as shown here in Fig. 5A, it has been determined that the power planes may energize in improper order, possibly leading to damaged integrated circuits 230 or cards 240.

          A similar insertion orientation that may also lead to problems is rocking the connector  
25 220A back and forth from the position shown in Fig. 5B to its mirror image. The angle of



Page 7 of 21

### SUMMARY OF THE INVENTION

In one aspect of the present invention, a method is provided for providing power to a computer system. The method includes providing a standby signal. The method further includes receiving a power up signal. The method also includes delaying the power up  
5 signal. The method further includes passing the power up signal to the computer system after delaying the power up signal.

In another aspect of the present invention, a system is provided. The system includes a detection circuit and a delay circuit. The detection circuit is configured to receive a standby  
10 signal from a power supply. The detection circuit is also configured to output a control signal. The delay circuit is coupled to receive the control signal. The delay circuit is configured to output a delayed control signal for the power supply in response to the control signal after a predetermined period of time.

**BRIEF DESCRIPTION OF THE DRAWINGS**

The invention may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify similar elements, and in which:

5

Figs. 1A and 1B illustrate block diagrams of prior art computer systems and their power sources;

10

Fig. 2 illustrates a block diagram representative of a prior art computer system;

Fig. 3 illustrates a block diagram of a prior art ATX power supply connector;

Fig. 4 illustrates a block diagram of a prior art computer system layout;

15

Figs. 5A and 5B illustrate block diagrams of insertion positions for the ATX power supply connector of Fig. 3;

20

Figs. 6A and 6B illustrate embodiments of a stabilizing delay circuit, according to various aspects of the present invention;

Fig. 7 illustrates a graph representative of the time delay in providing power on from the power supply, according to one aspect of the present invention;

25

Fig. 8 illustrates a flowchart of an embodiment of a method of supplying power to the computer system, according to one aspect of the present invention; and

Fig. 9 illustrates an alternative embodiment of the stabilizing delay circuit, according to one aspect of the present invention.

While the invention is susceptible to various modifications and alternative forms, 5 specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

### **DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS**

Illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will, of course, be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure. The use of a letter in association with a reference number is intended to show alternative embodiments or examples of the item to which the reference number is connected.

Figs. 6A and 6B illustrate embodiments of a stabilizing delay circuit 600 and 640, according to various aspects of the present invention. Fig. 6A is a block diagram including a detection circuit 605, a delay circuit 610, and a stabilizing circuit 615. The detection circuit 605 is coupled to receive the 5VSB signal from the power supply 210. In response to receiving the 5VSB signal, the detection circuit 605 is configured to deliver an active low power up signal. The power up signal is provided to cause the power supply 210 to power up the remaining power signals. The delay circuit 610 receives the power up signal and, after a predetermined delay, provides a delayed power up signal to the stabilizing circuit 615. The stabilizing circuit 615 receives the 5VSB power signal and the delayed power up signal. The stabilizing circuit 615 is configured to provide a stable transition from off to on for the power supply on signal (PS-ON#) on a line 620.

Fig. 6B illustrates an embodiment 640 of the delay circuit 610 and the stabilizer circuit 615, shown in Fig. 6A. The power up signal is provided to the source of a transistor T1 665. In one implementation, the transistor 665 is a 2N2007 transistor, an N-channel enhancement mode field effect transistor, such as is available from Fairchild Semiconductor Corporation of South Portland, Maine. The 5VSB signal is provided to the line 620 through a pull-up resistor R1 650. In one implementation, the value of resistor R1 is 10k $\Omega$ . The 5VSB signal is also provided to a resistor R2 665 and across a capacitor C1 660. In one implementation, the value of the resistor R2 655 is 10.0M $\Omega$ , while the value of the capacitor C1 660 is 0.1 F. The resistor R2 655 is connected to a gate of the transistor 665. The capacitor C1 660 is connected between the gate and a drain of the transistor 665.

As the power supply connector 220A is plugged into the power supply connector 220B on the motherboard 205, with the electrical power on, the 5VSB power pin goes to 5V. The pull-up resistor 650 keeps the line 620 (PS-ON#) at the voltage of the 5VSB power pin. The voltage across the capacitor 660 increases according to the RC time constant between resistor R2 655 and capacitor C1 660. When the voltage across the capacitor 660 increases towards its steady-state value past the turn-on voltage of the transistor 665, the transistor 665 is biased on, allowing the power up signal to pass through to the line 620 (PS-ON#). The power up signal is an active low signal that is capable of pulling the PS-ON# pin low even while the 5VSB pin is pulling up.

Fig. 7 illustrates a graph of voltage versus time according to an experiment carried out using the described implementation of the current invention. The voltage is measured at the PS-ON# pin. The time scale starts when the power up signal is provided in response to the 5VSB signal. The delay circuit 610 produces a time delay 710 that causes the voltage at the

PS-ON# pin to stay at 5V for about 0.3 seconds after the 5VSB signal is provided. The stabilizer circuit 615 maintains the signal at about 5V with a substantially smooth transition to about 0V.

5 Fig. 8 illustrates a flow chart of an embodiment of a method 800 for providing power to the computer system 100. The backup battery supplies electrical power when there is no electrical power provided from the power supply 210(step 805). The stabilizing circuit 615 provides a stable voltage to the PS-ON# pin to keep the PS-ON# pin in the inactive high state as the power supply 210 powers up and the 5VSB signal is activated (step 810). When the  
10 detection circuit 605 sees the 5VSB signal from the power supply 210, the detection circuit 605 signals the power supply 210 to provide electrical power to the computer system 100 on the remaining power pins (step 815).

The detection circuit 605 may provide the PS-ON# signal to the power supply 210  
15 through the delay circuit 610. The PS-ON# signal provided to the power supply 210 through the delay circuit 610 is delayed for a predetermined period of time, preventing the power supply 210 from seeing the power up signal until after the predetermined period of time has passed (step 820). The stabilizing circuit 615 provides for a smooth transition from off to on as the PS-ON# signal is received at the power supply on pin. The smooth transition should  
20 preferably insure that the power supply power planes are energized in the proper order, so as to prevent damage to the components of the computer system.

It is noted that although the method 800 of Fig. 8 is illustrated as a flowchart, certain steps of the method 800 may be performed in a different order, or not all, in some  
25 embodiments.

Fig. 9 illustrates an alternative embodiment of the stabilizing and delay circuits 615. 610. In this embodiment, the delay circuit 610 delays the detection circuit 605 from receiving the 5VSB signal for a predetermined period of time. In this embodiment, the PS-ON# signal may not be delayed directly, but is effectively delayed by delaying delivery of the 5VSB signal to the detection circuit 605. The 5VSB signal is provided to the delay circuit 610 and the stabilizer circuit 615. The delay circuit 610 receives the 5VSB signal and, after the predetermined period of time, delivers a delayed 5VSB signal to the detection circuit 605. In response to receiving the delayed 5VSB signal, the detection circuit 605 delivers the active low power up signal. The power up signal is received by the stabilizer circuit 615, which provides for a smooth transition from off to on as the PS-ON# signal is delivered to the power supply on pin.

It is noted that other delay circuits may be used, other than the RC circuit 655, 660 tied to the transistor 665. The delay circuit 610 may also be used without the stabilizer circuit 615 in some embodiments.

The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Accordingly, the protection sought herein is as set forth in the claims below.



WHAT IS CLAIMED IS:

- Page 15 of 21

a delay circuit coupled to receive the control signal, wherein the delay circuit is configured to deliver a delayed control signal for the power supply in response to the control signal after a predetermined period of time.

5 5. The system of claim 4, further comprising;

a stabilizer circuit configured to receive the standby signal and to receive the delayed control signal, wherein the stabilizer circuit is further configured to provide the delayed control signal to the power supply to ensure a stable transition during the receipt of the delayed control signal by the power supply.

10

6. The system of claim 4, further comprising:

the power supply coupled to provide the standby signal to the detection circuit, wherein the power supply is further coupled to receive the delayed control signal.

15 7. A system, comprising:

a delay circuit configured to receive a standby signal from a power supply, wherein the delay circuit is configured to deliver a delayed standby signal a predetermined period of time after receiving the standby signal ; and

a detection circuit configured to receive the delayed standby signal, wherein the detection circuit is configured to deliver a control signal for a power supply in response to receiving the delayed standby signal.

20

8. The system of claim 7, further comprising;

a stabilizer circuit configured to receive the standby signal and to receive the control signal,  
wherein the stabilizer circuit is further configured to provide the control signal to the  
power supply to ensure a stable transition during the receipt of the control signal by  
the power supply.

9. The system of claim 7, further comprising:

the power supply coupled to provide the standby signal to the delay circuit, wherein the  
power supply is further coupled to receive the control signal.

10. A method for providing power to a computer system, the method comprising:

providing a standby signal;

receiving a power up signal;

delaying the power up signal; and

passing the power up signal to the computer system after delaying the power up signal.

11. The method of claim 10, wherein providing a standby signal includes providing a  
5VSB signal from a power supply.

12. The method of claim 10, wherein delaying the power up signal includes delaying the power up signal for a predetermined period of time before passing the power up signal to the computer system.

5 13. The method of claim 10, further comprising:

receiving the standby signal; and

outputting the power up signal in response to receiving the standby signal.

14. The method of claim 10, further comprising:

10 providing a stable transition from inactive to active for a power on signal at a power supply.

15. A system comprising:

means for receiving a power up signal;

means for delaying the power up signal; and

15 means for passing the power up signal after delaying the power up signal.

16. The system of claim 15, further comprising:

means for receiving the power up signal after delaying the power up signal; and

means for providing a stable transition from inactive to active for a power on signal at a

20 power supply in response to receiving the power up signal after delaying the power up signal.

17. A system, comprising:

an integrated circuit;

a power supply coupled to provide power to the integrated circuit, wherein the power supply

5 is further configured to provide a standby signal to the integrated circuit, wherein the power is further configured to receive a power up signal;

a detection circuit coupled to receive the standby signal, wherein the detection circuit is configured to output a power on signal for the power supply in response to receiving the standby signal;

10 a delay circuit coupled to receive the power on signal for the power supply from the detection circuit, wherein the delay circuit is configured to output a delayed power on signal for the power supply in response to receiving the power on signal after a predetermined period of time; and

wherein the delay circuit is configured to provide the delayed power on signal to the power  
15 supply as the power up signal once the predetermined period of time has passed since the delay circuit received the power on signal.

18. The system of claim 17, further comprising:

a stabilizer circuit coupled between the delay circuit and the power supply, wherein the

20 stabilizer circuit is configured to receive the delayed power on signal and to provide the delayed power on signal to the power supply for the delay circuit, wherein the

5


- 10

**ABSTRACT OF THE DISCLOSURE**

A system and method for delaying power to a computer system. The method includes providing a standby signal. The method further includes receiving a power up signal. The method also includes delaying the power up signal. The method further includes passing the power up signal to the computer system after delaying the power up signal. The system includes a detection circuit and a delay circuit. The detection circuit is configured to receive a standby signal from a power supply. The detection circuit is also configured to output a control signal. The delay circuit is coupled to receive the control signal. The delay circuit is configured to output a delayed control signal for the power supply in response to the control signal after a predetermined period of time.








**Fig. 2**  
**(Prior Art)**



3.3V	1	11	3.3V
3.3V	2	12	-12V
GND	3	13	GND
5V	4	14	PS-ON#
GND	5	15	GND
5V	6	16	GND
GND	7	17	GND
PWR-OK	8	18	-5V
5VSB	9	19	5V
12V	10	20	5V


**Fig. 3**  
**(Prior Art)**

3 / 8




**Fig. 4**  
**(Prior Art)**






**Fig. 6A**



**Fig. 6B**

**Fig. 7**

7 / 8

800




Fig. 8

8 / 8




Fig. 9

OFFICE OF THE ATTORNEY GENERAL

**DECLARATION**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or the below named inventors are the original, first and joint inventors (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled **SYSTEM AND METHOD FOR DELAYING POWER SUPPLY POWER-UP**, the Specification of which:

☒ is attached hereto.  
☐ was filed on \_\_\_\_\_ as Application Serial No. \_\_\_\_\_.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose to the Patent and Trademark Office all information known to me to be material to patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations, § 1.56.

I hereby claim priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent, United States provisional application(s), or inventor's certificate listed below and have also identified below any foreign application for patent, United States provisional application, or inventor's certificate having a filing date before that of the application on which priority is claimed:

PRIORITY APPLICATION(S)			Priority Claimed
(Number)	(Country)	(Date Filed)	Yes/No
(Number)	(Country)	(Date Filed)	Yes/No

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose all information known to me to be material to patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations, § 1.56, which become available between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)	(Filing Date)	(Status)
(Application Serial No.)	(Filing Date)	(Status)

I hereby direct that all correspondence and telephone calls be addressed to Louis H. Iselin, Ph.D., Williams, Morgan & Amerson, P.C., 7676 Hillmont, Suite 250, Houston, Texas 77040, (713) 934-4089.



2